fpga4fun.com
where FPGAs are fun!
Skip to content
is it possible to connect instances without defining signals
The favorite HDL language in Europe and in Universities
Post a reply
3 posts • Page
1
of
1
by
tricky
» Sun Feb 06, 2011 3:49 pm
no. Intermediate signals have to be created.
tricky
Posts:
56
Joined:
Wed Dec 09, 2009 11:50 am
Top
Display posts from previous:
All posts
1 day
7 days
2 weeks
1 month
3 months
6 months
1 year
Sort by
Author
Post time
Subject
Ascending
Descending
Post a reply
3 posts • Page
1
of
1
Return to VHDL
