fpga4fun.com

Hello everybody,

I've done a number of designs in Verilog. However, it's been quite a while since writing VHDL.

If I have a PROCEDURE in an sub-module, is there a way to access that PROCEDURE from a higher level module?

Thanks

-Anthony

put the procedure into a package.