Task

The favorite HDL language in North America

Task

Postby jasonkee » Thu Jan 06, 2011 7:52 am

Inside the testbench, can we have always block inside the task? Will it be forever loop and task can't be ended?

e.g.

call task sendpacket;
call another task;

task sendpacket;

always @ (*)
if ()
else ()

endtask
jasonkee
 
Posts: 12
Joined: Sat Feb 07, 2009 2:18 am

Return to Verilog HDL