fpga4fun.com

Hi All,
lately i've encounter rather new verilog syntax for which i cannot find description or user guide.
i'm refereing to the exshastive use of colon with another operator
for example:
t1:=x(0) + x(8);
or
Data[j][SigDataCnt[j]*8+7-:8] <=TestCounter[7:0];

So if anyone can provide link to manual of this coding style i'd be thankful.

thnx.

I have never seen the first usage, but the second is a variable part select first introduced in Verilog-2001. It is a shorthand way of saying:

Code: Select all


Data[j][SigDataCnt[j]*8+7 : SigDataCnt[j]*8] <=TestCounter[7:0];



r.b.