How to save the output of the module running in a FPGA?

FPGA projects on this site, or abroad

How to save the output of the module running in a FPGA?

Postby freelancer » Thu Mar 25, 2010 3:30 pm

Details:
The fpga is cyclone2 ep2c35 and i've downloaded the verilog code into the fpga. Here the question comes: i would like to save the output data of the module for further analysis such as fft, etc. So how should i do?
freelancer
 
Posts: 1
Joined: Thu Mar 25, 2010 3:21 pm

Return to General projects