fpga4fun.com

Bonjour,

J'aimerait réaliser un controleur graphique à deux sorties : TFT/STN et TV.( L'encodeur video serait un SAA de phillips ). Il serait interfacer a 8 Mo de SDRAM comme framebuffer. Les registres de controles serait dans la zone IO tandis que le framebuffer serait accessible comme zone mémoire.

Le FPGA envisagé est un Xilinx Spartan 3.

Ma question c'est : Est ce que ce serait compliqué a réaliser ? Un simple XC3S200 serait suffisant ?
Controler les signaux de sortie ca a l'air assez simple. Par contre le controleur SDRAM et PCI je ne sais pas trop.

Des idées commentaires ?

Translation:

I wish to produce a graphic controller with two outputs: TFT/STN and TV. (video encoder would be a Philips SAA series). The interface will have 8 Mb of SDRAM for the framebuffer. The check registers would be in zone I/O while the framebuffer would be accessible like zone memory. The FPGA considered is Xilinx Spartan 3.

This is my question: Would this be complicated to realize? Would a simple XC3S200 be sufficient? Controlling the output signals should be rather simple. On the other hand I don't know too much about SDRAM and NCV controllers. Ideas, comments?

Rob

The English language version of this message was created by Rob Judd <judd AT ob-wan DOT com>
‘Clarity’ second-pass technical translation service. Rates are available on request.

We now return you to your regularly-scheduled transmissions.

Thanks,

My god, I'm too dumb. Why the hell did I post that in french ...

Je ne sais pas. Pourquoi faisons-nous quelque chose ?