where FPGAs are fun!
Skip to content
by Stijena » Sun Apr 24, 2005 2:54 pm
by mrand » Fri May 13, 2005 4:21 am
Sukandar wrote:Hm, I don't think I quite get this. Wouldn't this bias the signal input also around 1.5V?
How would this register correctly at a standard single ended input?
Return to Ethernet